DSVerifier: A Bounded Model Checking Tool for Digital Systems

نویسندگان

  • Hussama Ismail
  • Iury Bessa
  • Lucas C. Cordeiro
  • Eddie Batista de Lima Filho
  • Joao Edgar Chaves Filho
چکیده

This work presents the Digital-Systems Verifier (DSVerifier), which is a verification tool developed for digital systems. In particular, DSVerifier employs the bounded model checking technique based on satisfiability modulo theories (SMT) solvers, which allows engineers to verify the occurrence of design errors, due to the finite word-length approach employed in fixed-point digital filters and controllers. This tool consists in an additional module for the efficient SMT-based context-bounded model checker and presents command-line and graphical user interface (GUI) versions. Indeed, the GUI version is essential for reporting property violations, together with associated counterexamples. DSVerifier is implemented in C/C++ and uses JavaFX for providing GUI support.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

DSValidator: An Automated Counterexample Reproducibility Tool for Digital Systems (Tool Demonstration)

An automated counterexample reproducibility tool based on MATLAB is presented, called DSValidator, with the goal of reproducing counterexamples that refute specific properties related to digital systems. We exploit counterexamples generated by the Digital-System Verifier (DSVerifier), which is a model checking tool based on satisfiability modulo theories for digital systems. DSValidator reprodu...

متن کامل

Answer Set Programming and Bounded Model Checking

In this paper bounded model checking of asynchronous concurrent systems is introduced as a promising application area for answer set programming. This is an extension of earlier work where bounded model checking has been used for verification of sequential digital circuits. As the model of asynchronous systems a generalization of communicating automata, 1-safe Petri nets, are used. A mapping fr...

متن کامل

Automatic Symbolic Verification of Embedded Systems

We present a model-checking procedure and its implementation for the automatic veriication of embedded systems. The system components are described as Hybrid Automata|communicating machines with nite control and real-valued variables that represent continuous environment parameters such as time, pressure, and temperature. The system requirements are speciied in a temporal logic with stop watche...

متن کامل

Automatic Symbolic Veri cation of Embedded Systems

We present a model-checking procedure and its implementation for the automatic veri cation of embedded systems. The system components are described as Hybrid Automata|communicating machines with nite control and real-valued variables that represent continuous environment parameters such as time, pressure, and temperature. The system requirements are speci ed in a temporal logic with stop watche...

متن کامل

Verification of Magnitude and Phase Responses in Fixed-Point Digital Filters

In the digital signal processing (DSP) area, one of the most important tasks is digital filter design. Currently, this procedure is performed with the aid of computational tools, which generally assume filter coefficients represented with floating-point arithmetic. Nonetheless, during the implementation phase, which is often done in digital signal processors or field programmable gate arrays, t...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2015